University of Cambridge > Talks.cam > Computer Laboratory Computer Architecture Group Meeting > Randomised testing of a microprocessor model using SMT-solver state generation

Randomised testing of a microprocessor model using SMT-solver state generation

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Prof Simon Moore.

Note unusual time

Brian will present details of their test generation techniques before we dive into specifics about how to use their techniques to test our CHERI processor.

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.

 

© 2006-2020 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity