University of Cambridge > Talks.cam > Computer Laboratory Wednesday Seminars > Architectural Impacts of the Silicon Performance Wall

Architectural Impacts of the Silicon Performance Wall

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact David Greaves.

Mainstream CPU clock speeds have barely increased in the past ten or more years, and the march of new process technologies has slowed – silicon is no longer getting faster automatically, and the free lunches that semiconductor engineers used to get thanks to manufacturing technology are not quite so free. This is not to say that nothing has changed for the better as process technology has moved from 0.18um to 14nm – transistor budgets have gone up considerably, to start with.

These issues have been part of the reality underlying architecture and design decisions for silicon engineers. In this talk I will provide an insider’s view into some of these challenges, and look at the evolution of architectural choices across a family of memory-centric processors built on leading edge Intel technology through the years.

This talk is part of the Computer Laboratory Wednesday Seminars series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.

 

© 2006-2017 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity