![[Search]](/static/images/search.gif){kind=small}
![[A-Z Index]](/static/images/az.gif){kind=small}
![[Contact]](/static/images/contact.gif){kind=small}
![[University of Cambridge]](/static/images/identifier2.gif){kind=small}
![[Talks.cam]](/static/images/talkslogosmall.gif)
Chris Fensch, Computer Lab
Wednesday 12 March 2008, 16:15-17:15
Synchronisation Mechanisms - A Tutorial
- đ¤ Speaker: Chris Fensch, Computer Lab
- đ Date & Time: Wednesday 12 March 2008, 16:15 - 17:15
- đ Venue: SS03, Computer Laboratory, William Gates Building
Questions? Contact
Prof Simon Moore
Abstract
A quick overview of locks, barrier and wait_pause. I will briefly discuss what they are good for and the what kind of hardware support exists for them. In particular for locks, I will discuss cmp&swap vs. load-link/store-conditional and some simple spin lock vs. some more advanced queue locks. For barriers, I will I guess also mention what h/w support could be useful or what s/w implementation exists.
Series This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.
Included in Lists
- All Talks (aka the CURE list)
- bld31
- Cambridge talks
- Computer Laboratory Computer Architecture Group Meeting
- Department of Computer Science and Technology talks and seminars
- Interested Talks
- School of Technology
- SS03, Computer Laboratory, William Gates Building
- Trust & Technology Initiative - interesting events
- yk449
Note: Ex-directory lists are not shown.