![[Search]](/static/images/search.gif){kind=small}
![[A-Z Index]](/static/images/az.gif){kind=small}
![[Contact]](/static/images/contact.gif){kind=small}
![[University of Cambridge]](/static/images/identifier2.gif){kind=small}
![[Talks.cam]](/static/images/talkslogosmall.gif)
George Constantinides
Wednesday 11 June 2008, 16:15-17:15
Combining Scratch-Pad Placement with Loop Parallelisation for FPGAs
- 👤 Speaker: George Constantinides
- 📅 Date & Time: Wednesday 11 June 2008, 16:15 - 17:15
- 📍 Venue: SS03, Computer Laboratory, William Gates Building
Questions? Contact
Simon Moore
Abstract
I will discuss some joint work with my PhD student, Qiang Liu, on how to combine loop parallelisation with custom memory subsystem design, targeting FPGA -based computation. We will show that the dependence between the two problems can be exposed and optimized over using a form of constrained optimization called “Geometric Programming”. I will try to find time to begin the talk with an overview of convex optimization techniques in general, and geometric programming in particular, in the hope that some of you may find an application for similar techniques in your own work.
Series This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.
Included in Lists
- All Talks (aka the CURE list)
- bld31
- Cambridge talks
- Computer Laboratory Computer Architecture Group Meeting
- Department of Computer Science and Technology talks and seminars
- Interested Talks
- School of Technology
- SS03, Computer Laboratory, William Gates Building
- Trust & Technology Initiative - interesting events
- yk449
Note: Ex-directory lists are not shown.