University of Cambridge > Talks.cam > Isaac Newton Institute Seminar Series > Model Checking: Model Checking for Hardware Design: Where do we stand?

Model Checking: Model Checking for Hardware Design: Where do we stand?

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact nobody.

VSO2 - Verified software

Model checking is a widely used technology to verify chip design, which is at the heart of many areas including handheld devices, computer servers and cloud computing, mobile phones, Artificial Intelligence, AR/VR, Internet-of-things, automotive and variety of embedded systems.  Verification and software bring up consume over 70% of the total cost, and therefore the industry is consistently looking for solutions to address productivity gaps and cost reduction. Formal Verification and model checking in particular play a significant role  to boost verification productivity and enables many domains in the chip design and implementation cycles including functional, safety and security verification, logic optimization at various levels of design abstractions starting from architectural levels down to implementation for both software and hardware models. In this talk, we will show how the industry explores and exploits various techniques in model checking to make it a practical and scalable technology, including key technological and methodological inflection points that made significant innovations and managed to boost formal.  Despite the impressive industrial advancements and successful applications of model checking technologies for chip design, it is still very young. In this talk we are interested in inspiring the academic community and accelerating research in key challenges through a joint and focused research with the industry. The intent is to boost core model checking algorithms and abstraction research, as well as model checking applications to boost the pace of innovation in model checking. Dr. Ziyad Hanna is a Corporate Vice President of Cadence Design Systems, and the R&D General Manager of Cadence Israel, leading the company’s technology innovations and business in the area of Electronic Design Automation with focus on software verification technologies and solutions for the worldwide chip design industry. Prior to that, he was the Sr. Vice President and General Manager of Jasper Israel the first startup company that made its way to exit and managed by an Arab Israeli General Manager. Prior to joining Jasper, Ziyad was a senior principal engineer and senior manager at Intel in Israel and the US. A senior IEEE member, Ziyad is very active in the Hi-Tech field and has participated in many international conferences and workshops. He has published more than 30 articles, has 15 patents, and gave hundreds of talks in various fields in computer science. Ziyad received numerous awards including Intel’s highest achievement award twice, and Cadence move-the-needle award. He obtained his bachelor’s and master’s degree from Tel Aviv University, and PhD in computer science from Oxford University in England, where he serves as a visiting professor in the computer science department. Ziyad is very active in fostering the Hi-Tech in the Arab community in Israel and serves as Co-Chair of the General Council of the Tsofen foundation for the development of Hi-Tech in the Arab community in Israel. Ziyad was ranked number 39 in The Marker’s 100 most influential people on the Israel life for year 2019, also top the list in the Hi-Tech category. Also, his name was included in the list of the most influential people in Hi-Tech for 2020 in the People and Computers magazine.

This talk is part of the Isaac Newton Institute Seminar Series series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.

 

© 2006-2022 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity