University of Cambridge > Talks.cam > Isaac Newton Institute Seminar Series > Micro-architectural modelling and verification of an x86 micro-processor

  Browse A-Z

Log in

University Account External (via Google)

🔐 Log In

Information on

Subscribing to talksdetails Finding a talkdetails Adding a talkdetails Disseminating talksdetails Help and Documentationdetails

ℹī¸ Information

Micro-architectural modelling and verification of an x86 micro-processor

Download to your calendar using vCal

If you have a question about this talk, please contact nobody.

BSPW01 - Big Specification: Specification, Proof, and Testing at Scale

In this talk, we will present an approach to modelling and verification of an implementation of high-performance x86 micro-processor. We will discuss how theorem prover with build in automated procedures can tackle problems of enormous size and facilitate continuous integration of  a design.

This talk is part of the Isaac Newton Institute Seminar Series series.

This talk is included in these lists:

Note that ex-directory lists are not shown.

Other lists

Senior Parlour, Gonville & Caius College Mathematics & Information in Cambridge Webinar & LT2, Computer Laboratory, William Gates Building.

Other talks

Group Work The elephant in the room: Machine Learning directly into physical models Fun experiments you can only do with frogs Title to be confirmed Morning Break / Group Photo Afternoon Break
 

Š 2006-2025 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity